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ABSTRACT
The capability of classifying and clustering a desired set of data
is an essential part of building knowledge from data. However, as
the size and dimensionality of input data increases, the run-time
for such clustering algorithms is expected to grow superlinearly,
making it a big challenge when dealing with BigData.
K-mean clustering is an essential tool for many big data ap-
plications including data mining, predictive analysis, forecasting
studies, and machine learning. However, due to large size (volume)
of Big-Data, and large dimensionality of its data points, even the
application of a simple k-mean clustering may become extremely
time and resource demanding. Specially when it is necessary to
have a fast and modular dataset analysis flow.
In this paper, we demonstrate that using a two-level filtering
algorithm based on binary kd-tree structure is able to decrease
the time of convergence in K-means algorithm for large datasets.
The two-level filtering algorithm based on binary kd-tree structure
evolves the SW to naturally divide the classification into smaller
data sets, based on the number of available cores and size of logic
available in a target FPGA. The empirical result on this two-level
structure over multi-core FPGA-based architecture provides 330×
speed-up compared to a conventional software-only solution.
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1 INTRODUCTION
Cloud computing when combined with the Internet of Things has
enabled may new services such as Sensing As a service (SENaaS),
Sensor Data as a Service (SDaaS) and Sensor Trigger as a Service
(STaaS). The applications that use such servicesmay be of predictive,
data mining, machine learning, or forecasting nature [1, 2, 6, 24, 26],
many of which are in need of categorizing and clustering of very
large and high-dimensional input data-sets as a part of their larger
computational flow. The ability to classify and cluster a desired
set of data to see trends, similarities, correlations, and trajectories
is an essential part of building knowledge from data. However, as
the size and dimensionality of input data increases, the run-time
for such clustering algorithms is expected to grow superlinearly,
making it a big challenge when dealing with BigData [16, 18].
The goal of clustering is to classify the data according to a specific
metric such that objects within a cluster/group, in terms of having
a feature, fitting a description, or displaying a characteristic are
similar, while they are different from the members that are located
in other groups.
There are different categories for clustering. A clustering algo-
rithmmay be supervised (hierarchical) or unsupervised (un-nested).
It may be exclusive or fuzzy, and could be complete or partial. De-
pending on the type of clustering algorithms used, the resulting
clusters may be well separated, prototype-based (centroid-based),
graph-based, or density-based [4].
K-means is one of the simplest and yet most used [4, 5] centroid-
based unsupervised clustering algorithms. Although categorized as
simple and low complexity classification function, its applicability
to large data-sets (Big-Data in general) depends on the scalability of
its software (SW) implementation with respect to the available hard-
ware (HW). One of the most promising HW platforms that is lever-
aged for achieving considerable speedup in big data applications are
FPGAs. Recent FPGAs are equipped with hundreds of thousands of
fine-grained logics and coarse-grained communications, which pro-
vide huge parallelism with negligible communication cost. FPGA
solutions enable higher parallelism than clusters of CPUs or GPUs
at a much lower cost, but with greater mapping overhead. However
if the size of data is large, such that the mapping-time overhead is
small or negligible compare to the run-time of the targeted applica-
tion (such as bigData clustering), using FPGA-based solutions are
preferred.
When it comes to comparison with ASIC accelerators, the FPGA
solutions, in terms of power and performance, are not as efficient.
However, they could be re-purposed from application to applica-
tion, where as ASIC accelerator maintains a fixed behaviour. Hence,
FPGAs are a better solution for general purpose computing envi-
ronment, such as cloud data-centers, where the applications are
dynamic and priori-unknown [10, 11]. In such cases, in which dy-
namic process is more preferred, the high cost of custom ASIC
accelerators are not well justified, and the re-configurability and
adaptability of FPGA-accelerated solutions are greatly desired.
In order to provide improvement for the usability of FPGA so-
lutions in dealing with semi-parallel applications, the FPGAs are
equipped with mid to high-performance multi core processors (e.g.
ARM Cortex A9, A12, A15). The existence of multiple mid to high-
performance cores on the same die as FPGA improves the efficiency
of HW/SW co-design [20, 21, 27, 28] and provide greater flexibility
is using FPGAs in data centers as re-configurable, yet powerful
hardware accelerators [31, 33].
The execution time of k-clustering algorithms could be improved
by means of both SW and HW. In fact, using software-based tech-
niques and methods provides performance improvement in case
of k-means algorithm. For example, on the SW side, one could
use (1) binary kd-tree structure for dividing search space members
into "boxes" [7], and (2) triangle inequality for avoiding redundant
distant calculation [8]. On the other hand, using hardware-based
architectures, like FPGA-based implementation, accelerate the al-
gorithm considerably. on the HW side, more capable or additional
computing resources reduce the computational time. For example,
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by directly mapping a k-means clustering algorithm to a capable
FPGA, a considerable reduction in execution time, compared to a
sole SW-based solution, is expected. This speed-up is the result of
throwing additional hardware to speed up the parallel kd-clustering
algorithm. However, such direct and non-optimized mapping of
software intended for CPUs to FPGAs does not result in best utiliz-
ing all FPGA resources. Hence, to maximize the FPGA utilization,
and to speed up non-parallel portions of the code, a more precise
SW/HW co-design is required [30, 32].
In this paper, we demonstrate that using a HW/SW co-design ar-
chitecture as well as a software-based technique, i.e. kd-tree cluster-
ing algorithm, considerably reduces the execution time of k-means
algorithm. For this purpose a mapping and an aggregation func-
tion have been implemented on top of kd-tree clustering algorithm.
This approach allows us to divide the work across the hardware,
i.e. logic and multiple cores in an FPGA, to gain the maximum
achievable speedup by utilizing all available resources. Addition-
ally, we demonstrate that having a custom high-performance DMA
for transmitting data between host and FPGA via PCI Express (PCIe)
interface, significantly reduces the execution time overhead related
to data transmission time, and provides better speedup in compari-
son with a conventional software based solutions.
The rest of the paper is organized as follows. The k-means theory
and algorithm are described in Section 2. Section 3 briefly illustrates
structure of binary kd-tree for filtering algorithm. The architecture
of HW/SW co-design architecture is elaborated in Section 4. Exper-
imental results are shown in Section 5. Section 6 covers the related
work. And finally, Section 7 concludes the paper.
2 K-MEANS CLUSTERING ALGORITHM
K-means is one of the simplest partitioning algorithms with fast
execution time, which is popular for unsupervised centroid-based
clustering. As it names implies, k-means divides input datasets
to "k" groups, called clusters, where all members in a cluster are
similar in some metrics, and they are dissimilar to members of
other clusters. Additionally, k-means is a centroid-based algorithm,
where each cluster has a prototype which is indicator of the cluster.
Each data point will be classified into a cluster whose centroid is
the closest. Three conventional distance metrics have been used for
k-means clustering to calculate the distance between each point
and centroids: Manhattan, Max, and Euclidean [6]. For instance, if
we suppose that each data point is a vector
−→
dp = (p1,p2, ...,pm ),
the Euclidean distance can be defined as follow:
EuclidDist(−→dp,−−→cent) = ( m∑
i=1
(dpi − centi )2
) 1
2 (1)
The k-means algorithm first initiates k centroids. Then it enters
an iterative process where each iteration consists of two steps: (1)
Assignment Step: where each point will be assigned to a cluster
whose centroid is the closest. (2) Update Step: where a new centroid
is found by re-calculating the mean of new assigned points to each
cluster. When the centroids stop changing, the clustering of datasets
to k clusters is successfully accomplished.
3 BINARY KD-TREE FOR FILTERING
SEARCH SPACE
The filtering algorithm is developed based on a binary kd-tree,
which reduces the required time for search queries [7]. In this
algorithm, all data points recursively will be divided into some
axis-aligned bounding boxes. Also, hierarchical divisions are ac-
complished based on axis-aligned bounding boxes. This recursive
process generates a multi-dimensional binary search tree, whose
root is a bounding box of all data points, and each level of the tree
consists of two meaningful subsets of data points, and consequently
each leaf represents at most one data point. Each node stores some
essential information, such as the corresponding bounding box
members (cell), the number of data points in the box (count), the
weighted centroid (wgtCent) which represent the sum of all data
points in a box, and candidates for centroid (Z ).
Algorithm 1 Filtering algorithm by using binary kd-Tree [7]
1: function Filter(kdNode u , CandidateSet Z )
2: C ← u .cell ;
3: if u is a leaf then
4: z∗ ← the closest point in Z to u .point ;
5: z∗ .W дtCent ← z∗ .W дtCent + u .point ;
6: z∗ .count ← z∗ .count + 1;
7: else
8: z∗ ← the closest point in Z to C′s midpoint ;
9: for all z ∈ Z \ {z∗ } do
10: if z .isFather (z∗, C) then
11: Z ← Z \ {z∗ };
12: if |Z | == 1 then
13: z∗ .W дtCent ← z∗ .W дtCent + u .wдtCent ;
14: z∗ .count ← z∗ .count + u .count ;
15: else
16: Filter(u .lef t , Z );
17: Filter(u .r iдht , Z );
18: end function
Alg. 1 depicts the kd-tree filtering algorithm. In each node, Z
determines a subset of candidate centroids. If we suppose that we
have k clusters, the candidate centroids for the root node are all k
centroids, and the candidates for each internal node are a subset of
k clusters. Additionally, the candidates of each node are the nearest
neighbors for some points. For each node, the distance between
z∗ ∈ Z and the midpoint of cell is calculated and compared with
z ∈ Z \ z∗. Then, the sub-tree at the larger distance is pruned.
4 HW/SW CO-DESIGN TWO-LEVEL K-MEANS
CLUSTERING
Similar to [6, 9, 22, 23, 17], we demonstrate that MUCH-SWIFT [27],
as a HW/SW co-design architecture, accelerates k-means algorithm
by using a system-level architecture, which consists of multiple
processors and a single FPGA. A ZCU102 evaluation board has
been used in this architecture, which is equipped with a Zynq-7000
Ultrascale+ SoC which is applicable for multi-core architectures.
This architecture consists of two major sub-modules: (1) Processing
System (PS) which consists of a Quad Cortex-A53 processor and a
dual Cortex-R5 co-processor, (2) Programmable Logic (PL) which
is responsible for implementing the parallel arithmetic cores that
are required for Manhattan distance calculations, comparators, and
updater. Fig. 1 illustrates the overall architecture of MUCH-SWIFT.
As illustrated, it is implemented based on ZYNQ Ultrascale+ archi-
tecture, which has four Cortex-A53 up to 1.5 GHz, two Cortex-R5
up to 600 MHz, 1 GB DDR3 off-chip memory, and ZU9EG FPGA
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Figure 1. Overall MUCH-SWIFT System-Level Architecture.
chip with around 600K logic cells. To achieve the highest speedup
All processors are employed in this design; Each Cortex-A53 core is
responsible for evaluating and analyzing one quarter of data points
independently. Additionally, in order to reduces the search time,
a binary kd-tree structure to filter (prune) some nodes and their
children has been employed, which their candidates are not the
nearest centroid. Then, in order to maximize the utilization of all
four Cortex-A53 cores, N parallel clusters (N being the number of
available cores, which is 4 in the experimental results section) has
been built by dividing the original data-set into N smaller data-sets
at the top of the kd-tree. After clustering the sub-data-sets, they are
merged together and the filtering algorithm is invoked on top of the
merged clusters. Using this two-layer clustering approach increases
convergence, which decrease the required iterations for clustering.
Furthermore, MUCH-SWIFT is able to process large datasets as well
as large data size by using a DMA-based PCIe interface and DDR3
memory in ZCU102 without any significant throughput degrada-
tion. One of Cortex-R5 is responsible for handling the custom DMA
between PCIe and DDR3 memory, and another Cortex-R5 must gen-
erate initial states of each quarter of data points as well as initial
values of centroids. Also, controlling the update procedure after
pruning in kd-tree structures, and update stage for centroids are
accomplished by the second Cortex-R5.
4.1 Parallelism in kd-tree Traversal
In order to maximize the parallelism in MUCH-SWIFT architecture,
each Cortex-A53 core is made responsible for a quarter of data
points. In fact, according to the size of data points, they should be
divided into 4 independent groups, and each group is considered as
a separate dataset. So, there are four independent kd-tree structures
for all quarters, and filtering algorithm can be accomplished on each
structure independently. Therefore, all sub-modules for k-means
clustering algorithm, including the distance calculator, comparison,
and updater are parallel and dedicated for each group.
The big challenge in this architecture is the combining of the re-
sults of four divided sub-datasets. In order to accomplish k-clustering
by means of this technique, i.e. dividing into four groups of data,
it seems that it is necessary to implement four k k4 -clustering al-
gorithms separately, and then gather four k4 centroids as well as
their corresponding clusters to provide k clusters. But, since di-
viding the dataset into four sub-datasets changes the calculated
centroids, the obtained results in this scenario are not equivalent
with a conventional k-clustering, and consequently the results are
invalid. Therefore, a two-layer clustering mechanism has been im-
plemented in order to perform it accurately. In the first level of
k-means clustering, the data points will be divided into four inde-
pendent sub-datasets, but, k clusters will be calculated for each sub-
group, and after completing k-means clustering for each sub-group,
all 4k centroids and their clusters (4k clusters) will be gathered. So,
it is necessary to combine a cluster in each sub-group with three
clusters in other sub-groups with the nearest centroids. After merg-
ing four sub-datasets, the centroids and cluster members must be
updated. When using this process, the second level of k-clustering
has initial values (i.e. centroids and their clusters) that are consid-
erably close to the final result. In fact, the number of iterations for
second level of k-clustering is very small.
Algorithm 2 Two-level k-clustering Algorithm by Using 4 parallel
Binary kd-Tree Structures
1: function ParallelClustering(DataPoint_Set DP )
2: for i = 0 to 3 do
3: DataPoint_Set QDP [i] ← Quarter (DP, i);
4: kdNode ∗kdu[i] ← Gen_KdT ree(QDP [i]);
5: CandidateSet Z_Update[i] ← Lloyd [QDP [i]] ;
6: CandidateSet Z_Current [i] ← Z_Update[i];
7: for i = 0 to 3 do ▷ parallel in PL
8: Filter(kdu[i], Z_Update[i]);
9: while Z_Update[i] , Z_Current [i] do
10: Z_Current [i] ← Z_Update[i];
11: Filter(kdu[i], Z_Update[i]);
12: kdNode kdu_top ← Combine(kdu[0 : 3]);
13: while Z is updated do
14: Filter(kdu_top , Z );
15: end function
Alg. 2 illustrates the pseudo-code of MUCH-SWIFT method. Dur-
ing the initialization state, dataset is divided into four separate sub-
datasets via Quarter function. then A kd-tree is generated for each
sub-dataset, and the Lloyd function is employed for choosing initial
centroids [3, 25, 29]. The most important part of this algorithm is
the parallelism in tree traversal (Line 8-14), where each Cortex-A53
core is made responsible for transceiving data to/from PL in order
to calculate and update its corresponding kd-tree characteristics
(i.e. centroids and clusters) in parallel.
4.2 No Limit for Dataset Size via High
Throughput DDR3 Memory
DDR3 off-chip memory in ZYNQ Ultrascale+ has been employed to
maximize the feasible size of data. ZYNQ Ultrascale+ provides an
3
efficient and fast DDR3 memory, which is accessible from both PS
and PL, illustrated in Fig. 1. The capacity of this memory is 1 GB,
and it has a 128 bits data-bus for read/write access. Also, as it can be
seen in Fig. 1), it is necessary to implement a BRAM-based bridge
(BRAM-based FIFO) between DDR3 and PL in order to transfer data
from PL to DDR3 and vice versa. In order to minimize the required
BRAM-based bridge size between DDR3 and PL, the data size for
each level of tree traversal has been evaluated separately. Similar
to [13], hierarchical access provides this possibility to release and
reuse the memory at each level (depth) before starting the next
level (depth) of tree. In addition, all data is permanently kept in
DDR3; hence, overwriting the data can be accomplished without
any throughput degradation. As a result, the large size of DDR3
provides this possibility to maximize the dataset size as required.
For instance, suppose that MUCH-SWIFT is configured to classify
N = 100000 data into K = 1024 clusters. In the worst case, the
structure of kd-tree is like a degenerate tree. In this case, we need
(N − 1) × (K) × (loд2K) ≃ 122 MB, which is much less than the
DDR3 memory, i.e. 1GB.
5 EXPERIMENTAL RESULTS
In order to demonstrate the MUCH-SWIFT throughput, some test
cases should be considered. A large Xilinx ZYNQ-based SoC archi-
tecture (ZCU102 evaluation board) has been targeted to evaluate
this architecture. ZYNQ can facilitate software side development by
using Xilinx SDK. Furthermore, Vivado 16.2 is used for synthesiz-
ing, implementing, and downloading the overall design on FPGA,
which provides this possibility to implement a block diagram for
all parts of the design, even software side. MUCH-SWIFT consists
of four main sub-modules:
(1) PS consists of a quad Cortex-A53 core and a dual Cortex-R5
core, which is responsible for controlling the transceiving
data to/from each core (Cortex-A53) from/to PL in order
to perform k-clustering computations. Also, one Cortex-R5
should handle custom DMA for transmitting data to DDR3
from PCIe interface, and other Cortex-R5 core controls the
updating stage of the filtering algorithm.
(2) All floating point arithmetic operations, i.e. Manhattan dis-
tance, compare, and update centroids have been accom-
plished in PL.
(3) As illustrated in Fig. 1, an UART interface has been engaged
to determine the number of clusters as a configurable param-
eter. In fact, the number of clusters is used to determine the
number of parallel modules in PL. For instance, if we set the
number of clusters toK = 5, since there are four sub-datasets,
and each sub-dataset should implement a (K = 5)-clustering,
we will have 20(5×4) parallel modules, including Manhattan
Distances, compares, and updates, to accomplish the com-
putations. So, the number of clusters has been used as a
configurable parameter for PL in order to generate the logic
for parallel computation modules.
(4) PCIe interface is employed for transmitting datasets from the
host to PL. Note that all interconnections between top mod-
ules in MUCH-SWIFT architecture is implemented based-on
AXI. a 128-bit AXI has been employed between PL and PS as
well as between DDR3 and PS/PL in order to guarantee the
required throughput. Also, a 64-bit AXI-based data-bus has
been implemented to establish the custom DMA between
PCIe and DDR3 efficient. PS is developed in C++ using Xilinx
SDK, and PL is implemented in Verilog HDL using Xilinx
Vivado. Also, all sub-modules in PL are implemented in AXI-
based structure.
As mentioned earlier, an FPGA-based implementation for the fil-
tering algorithm was implemented successfully in [13]. Compared
to this architecture, MUCH-SWIFT is a multi-core architecture to
implement a parallel structure for the filtering algorithm. Addition-
ally, the two-layer filtering approach provides better throughput.
Fig. 2a illustrates average clock cycles for each iteration in MUCH-
SWIFT against [13]. As it can be seen, the multi-core architecture
provides around 8.5× speedup on average. Also, as it can be seen
in Fig. 2b, in comparison with an FPGA-based architecture without
optimization, it is able to achievemore than 210× acceleration on av-
erage against conventional FPGA-based implementation. Although
four parallel cores have been employed to divide each dataset into
four sub-datasets, it is able to achieve around 8.5× speedup in com-
parisonwith a single core filtering algorithm [13]. This result proves
the impact of two-layer filtering algorithm. Since, the dataset has
been divided into four sub-datasets, not only the computations have
been divided into four parallel k-clustering algorithm, the extent of
the computations have also mitigated. So, it is able to achieve higher
efficiency than the expected results (expected close to 4× speedup).
Note that the second level of filtering algorithm will be converged
in few iterations, because the outputs of the first level of filtering
algorithm is very close to the output after convergence. So, it has
little impact on the results. Similar to [13], the test case is generated
with normal distribution with varying standard deviation, and all
centroids are distributed between data points uniformly. Also, note
that all data communications (interaction) between the host and
FPGA, which is accomplished via PCIe interface, are counted for
timing evaluation.
Fig. 2a illustrates the average number of needed clock cycles
for each iteration in MUCH-SWIFT against an FPGA-based kd-tree
implementation [13]. As illustrated, the MUCH-SWIFT architecture
provides around 8.5× speedup on average. Additionally, as reported
in Fig. 2b, MUCH-SWIFT is able to provide up to 330× speed-up
compared to an FPGA-based architecture without optimization.
Also, it achieves more than 210× acceleration on average compared
to an FPGA-based architecture without optimization. Note that all
data communications (interaction) between the host and FPGA,
which is accomplished via PCIe interface, are counted for timing
evaluation. The MUCH-SWIFT’s robust and scalable data transfer
and DMA management contribute to the reported speedup. In fact,
this is why the MUCH-SWIFT achieves 8.5× speedup, compared
with a single core filtering algorithm [13] when only utilizing 4
parallel cores as the computation is no longer memory bound.
In order to illustrate the efficiency of the filtering algorithm
with a parallel architecture in comparison with k-clustering imple-
mentation without optimization, the MUCH-SWIFT results have
been compared with the proposed architecture in [17], which is
a multi-core implementation of k-clustering. Fig. 3a depicts the
execution time of MUCH-SWIFT and [17] on 106 data points with
15 dimensions and different number of centroids ranging from 2 up
to 100. It is obvious that increasing the number of clusters increases
the gap between MUCH-SWIFT and [17] due to parallel arithmetic
cores in MUCH-SWIFT architecture. In fact, since the number of
parallel arithmetic cores in MUCH-SWIFT depends on the number
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Figure 2. (a) Average Clock Cycles in each iteration (b) Speedup
Against Conventional FPGA-based Single Core
of clusters, and maximum feasible resources on FPGA has been
used, it encountered less throughput degradation. Fig. 3b focuses
on data dimensionality. Fig. 3 shows around 12× speedup against
[17] on average.
Table 1 reports MUCH-SWIFT’s resource utilization with the dif-
ferent number of clusters. When increasing the number of clusters,
it needs more resources for parallelism, and the available resources
on FPGA are limited. So, there is a limit for the number of clus-
ters on FPGA for fully parallel architecture. As reported in Table 1,
the maximum number of clusters (for fully parallel architecture) is
20, and for the applications with more clusters, it has to share the
parallel modules between clusters uniformly. Note that, 20 clusters
means that it is able to implement 20 × 4 = 80 parallel modules on
ZU9EG, which is significantly large. Also, during implementation
phase, the highest proportion of BRAMs and DSPs has been used
in order to maximize the number of parallel arithmetic cores.
6 RELATEDWORK
A HW/SW co-design architecture is implemented in [9] based on
NIOS 1.1. But, the HW/SW interface is Peripheral Bus Module
(PBM), whose serial infrastructure considerably limits the through-
put. Unlike a HW/SW architecture, pure FPGA-based designs [12,
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Figure 3. (a) Execution Time for 106 Data Points (a) with Different
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Table 1: Resource Utilization with Different Cluster Sizes
2 32,985
3 51,858
4 64,608
10
76,852
134,915
Cluster Size LUTs
5
44,226
61,928
74,204
88,927
157,712
37
59
78
99
208
Registers
Total Available 274,000 548,000 914
86
184
257
344
674
20 226,454 287,951 388 1426
BRAMs DSPs
2520
14] provide significant speed-up against HW/SW co-designs by
using fixed-point arithmetic. But, on-chip FPGA memories (like
BRAMs) is a big restriction for storing large datasets.
In order to avoid redundant distance calculations, triangle in-
equality [8] has been implemented successfully in [15]. However,
the size of data points is truncated to 8 bits, which is small. A filter-
ing algorithm by using a kd-tree structure is implemented in [13].
Due to using on-chip memories for storing data, it is only able to
store 64K data simultaneously. Also, the size of data points is limited
to 16, and all computations are based on fixed-point arithmetic.
5
Another pure FPGA-based k-means clustering architecture is
implemented in [19]. The number of clusters is fixed in this archi-
tecture, and changing it needs re-synthesis and re-implementation.
A computer cluster which consists of multiple FPGA-CPU pairs
is implemented in [22]. In this architecture, map-reduce program-
ming is designed to allow easy scaling and parallelization across the
distributed computer system, Although this evaluation on multiple
FPGA-CPU pairs shows considerable throughput against baseline
software implementation, it needs evaluating the case for utilizing
multiple FPGAs in processing larger datasets.
A specific FPGA accelerator for the Intel QuickAssist FPGA plat-
form is implemented in [23], which provides an integration between
threads in a CPU and an Accelerated Function Unit (AFU) in Quick-
Assist FPGA. Although, the integration between threads in CPU
and FPGA accelerator helps achieving considerable performance,
it is applicable only for this specific type of FPGA platform, i.e.
IntelAssist. Finally [17] presents a ZYNQ-based HW/SW co-design
architecture, which employs ARM processors to provide parallelism
in both FPGA and ARM processor, but the implemented algorithm
has no optimization.
7 CONCLUSION
In this paper, we demonstrate that using a HW/SW co-design ar-
chitecture with a software-based technique provides the maximum
efficiency in k-means algorithm. MUCH-SWIFT, as an FPGA-based
architecture for parallelization of the k-clustering algorithm, has
been integrated with a modified two-layer filtering optimization.
The MUCH-SWIFT employs all processing cores in the ZYNQ Ultra-
scale+ SoC to reduce the computation time and a two-layer filtering
algorithm designed for parallel processing of binary kd-tree struc-
tures. Furthermore, by employing ZYNQ Ultrascale+ and utilizing
its DDR3 memory, MUCH-SWIFT increases the feasible size of
its input datasets. Additionally, MUCH-SWIFT benefits from the
proposed HW/SW co-design architecture, which provides a high-
throughput DMA-based PCIe channel for transceiving datasets
between the host and ZYNQ SoC. By using this HW/SW co-design
architecture, the MUCH-SWIFT achieves around 330× speedup
compared to a software-only solution.
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